Timing Report
Lattice Timing Report -  Setup , Version Radiant Software (64-bit) 2023.2.1.288.0

Tue Jun  4 10:59:25 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -iotime -html -rpt lab02_impl_1.ior lab02_impl_1.udb -gui -msgset C:/Users/ssyahril/Downloads/FAE_F2F_Training_Labs_V2/FAE_F2F_Training_Labs_V2/LAB_02/promote.xml

-------------------------------------------
Design:          top
Family:          LIFCL
Device:          LIFCL-17
Package:         QFN72
Performance:     9_High-Performance_1.0V
Package Status:                     Final          Version 23
Performance Hardware Data Status :   Final Version 118.1
-------------------------------------------

I/O Timing Report
=================

Performance Grade Translation Table
------------------------------------------------
         Code          |   Performance Grade    
------------------------------------------------
9_High-Performance_1.0V| 9_High-Performance_1.0V
------------------------------------------------

FPGA Input Port Results for Performance Grade: 9_High-Performance_1.0V
----------------------------------------------------------
-----------------------------------------------------
Port Name|Setup|Grade|Edge|Hold|Grade|edge|Clock Port
-----------------------------------------------------
-----------------------------------------------------
***Warning: IO ports are not constrained.
---------------------------------------------------------------------------------------------------------

FPGA Output Port Results for Performance Grade: 9_High-Performance_1.0V
----------------------------------------------------------
--------------------------------------------------------------------------------
Port Name|Clock To Out (MAX)|Grade|Edge|Clock To Out (MIN)|Grade|edge|Clock Port
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
***Warning: IO ports are not constrained.
---------------------------------------------------------------------------------------------------------