Lattice Mapping Report File

Design:  top
Family:  LIFCL
Device:  LIFCL-17
Package: QFN72
Performance Grade:  9_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Tue Jun  4 10:57:25 2024

Design Information

Command line:   map -i lab02_impl_1_syn.udb -o lab02_impl_1_map.udb -mp
     lab02_impl_1.mrp -hierrpt -gui -msgset C:/Users/ssyahril/Downloads/FAE_F2F_
     Training_Labs_V2/FAE_F2F_Training_Labs_V2/LAB_02/promote.xml

Design Summary

   Number of registers:          16 out of 13941 (<1%)
      Number of SLICE         registers:   16 out of 13824 (<1%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:              10 out of 13824 (<1%)
      Number used as logic LUT4s:                          0
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                        10 (2 per CCU2)
   Number of PIOs used/reserved:   16 out of    39 (41%)
      Number of PIOs reserved:      7 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:          9
        Number of PIOs used for single ended IO:         9
        Number of PIO pairs used for differential IO:    0
        Number allocated to regular speed PIOs:     9 out of   17 (53%)
        Number allocated to high speed PIOs:        0 out of   22 (0%)
   Number of Dedicated IO used for ADC/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      0 out of   100 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Number of Block RAMs:          0 out of 24 (0%)
   Number of Large RAMs:          0 out of 5 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 48 (0%)
      Number of Multipliers (18x18): 0 out of 24 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 12 (0%)
      Number of 18-bit Registers:    0 out of 48 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 48 (0%)
      Number of MULT9:               0 out of 48 (0%)
      Number of MULT18:              0 out of 24 (0%)
      Number of MULT18X36:           0 out of 12 (0%)
      Number of MULT36:              0 out of 6 (0%)
      Number of ACC54:               0 out of 12 (0%)
      Number of REG18:               0 out of 48 (0%)
   Number of PLLs:                0 out of 2 (0%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 7 (0%)
   Number of DQSs:                0 out of 3 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 2 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of Config LMMI:         0 out of 1 (0%)
   Number of Config MULTIBOOT:    0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 13 loads, 13 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net A_Sig[3]: 2 loads
      Net A_Sig[4]: 2 loads
      Net A_Sig[5]: 2 loads
      Net A_Sig[6]: 2 loads
      Net A_Sig[7]: 2 loads
      Net A_Sig_7__N_1[5]: 2 loads
      Net A_Sig_7__N_1[6]: 2 loads
      Net A_Sig_7__N_1[7]: 2 loads
      Net n81: 2 loads
      Net n82: 2 loads

   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings

   No errors or warnings present.

IO (PIO) Attributes

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[7]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[6]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[5]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[4]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| A[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic

Block GSR_INST undriven or does not drive anything - clipped.
Block i2 was optimized away.
Block i1 was optimized away.

ASIC Components


Constraint Summary

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 265 MB
Checksum -- map: 5c5d2ca7bf7fb014ec84ac6af86ccb745b18017c
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
Contents